

Rethinking Secure NVMs in the Age of CXL

Samuel Thomas

CXL is here!

2

for CXL interconnect

Intel, Google and others join for finally, a coherent interconnect strategy: cxl absorbs gen-z

November 23, 2021 Timothy Prickett Morgan

CXL is designed to create a high-speed, low latency interconnect

between the CPU and workload accelerators

March 13, 2019 By: Will Calvert Have your say

Compute Express Link (CXL) 3.0 Debuts, Wins CPU Interconnect Wars

By Paul Alcorn last updated August 2, 2022

CXL emerges as the clear winner of the CPU interconnect wars.

CXL is here!

for CXL interconnect

Intel, Google and others join for finally, a coherent interconnect strategy: cxl absorbs gen-z

November 23, 2021 Timothy Prickett Morgan

CXL is designed to create a high-speed, low latency interconnect

between the CPU and workload accelerators

March 13, 2019 By: Will Calvert Have your say

Compute Express Link (CXL) 3.0 Debuts, Wins CPU Interconnect Wars

By Paul Alcorn last updated August 2, 2022

CXL emerges as the clear winner of the CPU interconnect wars.

CXL is here!

Samsung Electronics Introduces Industry's First **512GB CXL Memory Module**

Korea on May 10, 2022

Intel Sapphire Rapids CXL with Emmitsburg PCH Shown at SC21

By Patrick Kennedy - December 7, 2021

for CXL interconnect

Intel, Google and others join for finally, a coherent interconnect strategy: cxl absorbs gen-z

November 23, 2021 Timothy Prickett Morgan

CXL is designed to create a high-speed, low latency interconnect

between the CPU and workload accelerators

March 13, 2019 By: Will Calvert Have your say

Compute Express Link (CXL) 3.0 Debuts, Wins CPU Interconnect Wars

By Paul Alcorn last updated August 2, 2022

CXL emerges as the clear winner of the CPU interconnect wars.

CXL is here!

Samsung Electronics Introduces Industry's Fire **512GB CXL Memory Module**

Korea on May 10, 2022

Intel Sapphire Rapids C **Emmitsburg PCH Show**

By Patrick Kennedy - December 7, 2021

Pond: CXL-Based Memory Pooling Systems for Cloud Platforms

Demystifying CXL Memory with Canuina CYL-Roady Systems and Davices

TPP: Transparent Page Placement for CXL-Enabled Tiered-Memory

Hasan Al Maruf University of Michigan

> **Johannes Weiner** Meta Inc.

Chris Petersen Meta Inc. USA

Hao Wang NVIDIA

Niket Agarwal **NVIDIA** USA

Mosharaf Chowdhury University of Michigan

Prakash Chauhan Meta Inc. **USA**

Abhishek Dhanotia Meta Inc.

Pallab Bhattacharya NVIDIA USA

Shobhit Kanaujia Meta Inc.

Intel, Google and others join for for CXL interconnect

FINALLY, A COHERENT INTERCONNECT STRATEGY: CXL ABSORBS GEN-Z

November 23, 2021 Timothy Prickett Morgan

CXL is designed to create a high-speed, low latency interconnect

between the CPU and workload accelerators

How should we think about the CXL architecture?

Compute Express Link (CXL) 3.0 Debuts, Wins CPU Interconnect Wars

News

By Paul Alcorn last updated August 2, 2022

CXL emerges as the clear winner of the CPU interconnect wars.

CXL is here!

Pond: CXL-Based Memory

How should we design systems for CXL?

Demysti Convinc CXI

Samsung Electronics Introduces Industry's Fire 512GB CXL Memory Module

Korea on May 10, 2022

Intel Sapphire Rapids C Emmitsburg PCH Show

By Patrick Kennedy - December 7, 2021

TPP: Transparent Page Placement for CXL-Enabled Tiered-Memory

Hasan Al Maruf University of Michigan

Johannes Weiner Meta Inc. USA

Chris Petersen Meta Inc. USA Hao Wang NVIDIA USA

Niket Agarwal NVIDIA USA


Mosharaf Chowdhury University of Michigan USA


Prakash Chauhan Meta Inc. USA Abhishek Dhanotia Meta Inc.


Pallab Bhattacharya NVIDIA USA


Shobhit Kanaujia Meta Inc. Emerging Technologies


3




















































































































Samuel Thomas



Kidus Workneh, Joseph University of Colorado Boulder Izraelevitz, Tamara Lehman



Jac McCarty





R. Iris Bahar




QR code to the paper!













A Midsummer Night's Tree

































Biased Physical Page Allocation





struct free_area { 0 *n* - 1 n






```
struct free_area {
                0
              n - 1
                n
```








Hardware Overhead

	Volatile Overhead Non-Volatile Overhe		
AMNT	96 bytes	64 bytes	
Anubis, ISCA19	37 kB	64 bytes	
BMF, MICRO21	768 bytes	4 kB	










Recovery


https://www.intel.com/content/www/us/en/products/docs/memory-storage/optane-persistent-memory-200-series-brief.html


Intel® Optane™ Persistent Memory 200 Series Enables Fast Tiered Memory, Delivering 32 Percent More Bandwidth on Average¹ with up to 6 TB Total Memory per Socket².

$SKU^{^{\dagger}}$	128 GB	256 GB	512 GB
USER CAPACITY [†]	126.7 GB	253.7 GB	507.7 GB
BANDWIDTH 67% READ; 33% WRITE 15W 64B	1.06 GB/s	1.41 GB/s	1.15 GB/s





	128GB	256GB	512GB	•••	128TB
64B words to fetch	38.3M	76.7M	153.4M		39.3B
time to recover (leaf)	1.89 sec	2.84 sec	6.9 sec		30 min
time to recover (AMNT)	0.03 sec	0.04 sec	0.11 sec	•••	32 sec
















<a>Scalable Capacity

- Cheaper than buying new devices
- Doesn't require inter-device coordination
- Extra hardware for computer architects to mess around with :-)



Increased Potential Bandwidth





Applications need to tolerate partial failure!

Is this shared memory consistency or a distributed system?

0x00 - 0xN

CXL Memory

0xN - 0x2N

CXL Memory

0x2N - 0x3N

In-memory fault tolerance?

CXL Memory

How to recover this device?

